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The improved accuracy of Time Domain Reflection and Transmission (TDR/T)
measurements made possible by the calibration process known as Time Domain
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known and partially known calibration standards to characterize the measurement
system allowing for the correction of the raw measurements of an unknown network
to eliminate the effects of system non-idealities and resulting in a significant
improvement of the measurement quality. The correction process is shown to be
analogous to the well established Frequency Domain Vector Network Analyzer
calibrations and to have the same capabilities for high precision metrology
applications.
Methods are developed to extract electrical circuit models from time domain
measurements of lossless, nonuniform, multiconductor transmission lines for two
broad classes of structures. Although unique solutions are not feasible for general
structures that scatter the propagating wave-front, approximate solutions have been
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INTRODUCTION 
The world of electronics circuits and systems has long wrestled with issues 
relating to getting signals from one place to another with minimal corruption. 
Corruption has been defined differently depending on the application but in general can 
be thought of as any modification or potential modification to transmitted information. 
In digital signals corruption could be characterized by a bit-error-rate or probability of 
receiving the incorrect logic level, while in the analog world anything that reduces the 
fidelity of the original modulation would be called corrupting. Distortion, noise, 
crosstalk, path-loss and interference are examples that will be important in specific 
systems and are all forms of corruption. 
This information based definition therefore allows for the presence of non-
corrupting influences. For instance, frequency modulation is relatively immune to 
variations in signal level, therefore a transmitted signal with limited dynamic range can 
be reproduced faithfully at the receiver. In digital signals the presence of other 
deterministic signals (sometimes called crosstalk) will not directly cause a logic error 
so long as the interfering signals are below the switching threshold of the receiver. Our 
limited perception also makes some influences non-corrupting. Few people if any can 
detect the presence of acoustic waves above 20 kHz, and thus any spectral energy 2 
above this frequency carries no useful auditory information. Similar spectral regions 
devoid of useful information can be found in video signals or other perception limited 
systems. 
Corrupting influences may be categorized as deterministic or non-deterministic. 
Thermal noise and other random signals inherent to devices, circuits, and systems are 
all potential sources of corruption. The nature of non-deterministic signals is such that 
they can convert otherwise non-corrupting influences into corrupting ones. The 
crosstalk signals in a digital circuit may not directly cause logic errors but may increase 
the probability of an error when combined with noise (reduced noise margin). 
Non linearity is another mechanism that can cause corruption from otherwise benign 
influences. Intermodulation in a non-ideal linear amplifier can convert spectral energy 
at non-perceived frequencies to perceived frequencies, e.g., that inaudible 20 kHz 
signal can mix with an audible signal to form an audible corruption. 
In complex systems with large numbers of deterministic mechanisms it may be 
desirable or necessary to evaluate the behavior using statistical methods. Too quick an 
assumption of probability distributions with greater extent than is the case, however, 
may result in overly pessimistic predictions. Nevertheless engineering practicality may 
force the use of such methods with the inaccuracies added to the pessimist's 'safety 
margin.' 
Fundamental limits on the ability to transmit information may be identified and 
these same limits, when combined with principles from quantum mechanics and 
thermodynamics, can be used to predict absolute limits on integration of circuits 
relying on electrical switching mechanisms [1]. These highly theoretical limits may not 
be possible to reach in practice since some new, as-yet-unrecognized mechanism may 3 
further constrain the bounds. Clearly the implicit assumptions must always be 
challenged or circumvented, but with their stipulation these theoretical limits are useful 
in identifying what mechanism has least been exploited and has the greatest likelihood 
of extension. 
It is not the intent of this work to challenge the fundamental limitations 
associated with transmission of electrical signals in interconnection and packaging 
structures, but perhaps to challenge the secondary assumptions implicitly assumed in 
the design techniques and methodologies normally used By defining a problem we are 
inherently eliminating possible solutions to that problem; that is, we make assumptions 
that constrain creativity. Avoiding these blinders is the underlying theme of this work 
and hopefully the problems addressed have been defined in broader senses then they 
were by those who have previously contributed in these areas. By bringing methods 
and tools from areas of investigation normally far removed from these problems, the 
problems can be interpreted and defined in ways that allow these methods to be 
applicable. 
This dissertation makes contributions in the areas of measurement, modeling, 
and design. These contributions are general in nature and will have applications very 
different from the narrowly defined problems that fostered them. They are tools or 
design methods developed to address the challenges associated with high frequency or 
high speed interconnections and packages which are rapidly becoming the limiting 
factor in many electrical systems. As fundamental limits are approached, improvements 
become incremental and the benefits correspondingly small. However, the exercise 
does develop techniques which can be used in other areas for benefit 4 
The next chapter of this dissertation is about characterizing networks using 
time domain network analysis. The basic concept of stimulating a circuit with ideal 
impulse excitations and observing the responses is of course limited by the non-
idealities of the measurement system. Often times Time Domain Reflectometer (TDR) 
measurements have behavior dominated by the effects of the measurement system 
instead of the device-under-test (DUT). Measurement of known networks or 
terminations is a standard technique used in frequency domain based Vector Network 
Analyzers (VNA) for de-embedding the measurement system effects, moving the 
planes of reference to the DUT boundaries. The accuracy of the corrected 
measurements is limited only by the repeatability of the measurement system and the 
precision of the knowledge of the behavior of the calibration standards over the 
bandwidth of the measurement. 
The application of these complete calibration methods to time domain 
measurements is made practical by high speed computation of the fast Fourier 
transform (PP .0 allowing rapid updates of corrected displays obtained from the raw 
measurement data. Past Time Domain Network Analysis (TDNA) techniques were not 
complete and accounted only for excitation waveform deconvolution, and thus an 
otherwise ideal (or near-ideal) measurement system was necessary and assumed. In 
this thesis, the complete error model for the time domain reflection/transmission 
(TDR/T) system will be shown to be equivalent to the error model of the VNA system 
allowing direct application of the VNA calibration methods. The TDNA system has 
advantages and disadvantages as compared to using VNA measurements. Its strengths 
are suited to many practical applications, particularly in the area of characterization of 
interconnections. 5 
The third chapter of this dissertation explores the capabilities of extracting 
electrical circuit models of interconnection structures from TDNA measurements. The 
propagating wave front (or fronts) in transmission structures distributes the response 
of the various physical parts of the structure in time. This positional to temporal 
sounding allows accurate determination of the electrical behavior of a structure for 
two broad classes of structures. Unique solutions are not possible for lossy structures 
or for structures without constant eigenvectors which can scatter the wave fronts. 
Approximate solutions are possible using the assumption of a single velocity, that is, 
cases with homogeneous transmission media. For a great many applications, including 
most high speed digital systems, these approximations provide accurate circuit 
performance modeling. 
The final chapter of this dissertation explores the implications of non-ideal 
grounding of interconnection circuits. The 'ground' concept is treated in its most 
fundamental form as a single reference point, not a common line or plane. Even 
systems.that are normally thought of as unbalanced, such as coaxial cable, may have 
significant potential differences from one end of the ground line to the other. Useful 
devices (e.g., transformers and baluns -- balanced to unbalanced convertors) rely on 
this property. And yet nearly all of transmission line theory relies on the ground 
concept; that is, the voltage difference between the two conductors of a transmission 
line is the voltage variable in the telegrapher's equations, not the absolute, or single 
reference voltage. Perhaps it is necessary to make this simplification for the many 
problems for which it is appropriate, but the more general case has been neglected in 
rigorous theoretical development and relegated to the category of high-frequency 
black-magic' or experienced-based knowledge. The bulk of the serious investigation in 
this area seems to fall under the heading of 'electromagnetic compatibility' and 6 
addresses the issues of large systems of equipment rather than specific circuit 
implications. Integrated circuits are growing increasingly complex and are themselves 
systems, but more demands are placed on accurate models since the entire circuit must 
either work or fail as a unit. 
In addition to an attempt to place the non-ideal ground into a reasonable 
theoretical framework and develop methods for measuring such structures, some 
specific design implications will be investigated. Simultaneous switching noise or 
'ground-bounce' in digital or mixed analog-digital circuits is modelled using simple 
equivalent circuits and using complete transmission line models. The limitations of the 
simplified models and the ranges of applicability will be explored. Techniques for 
examining power-planes and substrate connections in integrated circuits and integrated 
circuit packages using the detailed non-ideal ground model will be explored. 
Additionally some circuit design 'tricks' or methods to circumvent the limitations 
imposed by non-ideal grounds and nonzero length transmission structures will be 
introduced, focussing on why these methods are not already realized and the 
limitations that an inadequate model places on creative design solutions. 7 
TIME DOMAIN NETWORK ANALYSIS 
INTRODUCTION AND HISTORICAL PERSPECTIVE 
Time Domain Reflection/Transmission (TDR/T) measurements made using fast 
rise-time repetitive step sources and fast equivalent time sampling oscilloscopes are a 
traditionally inexpensive and quick way to measure transmission line structures, as 
shown in fig. 2-1. However the non-idealities associated with these measurements 
sometimes mask the features trying to be identified. The source will have finite 
bandwidth and non-zero rise-time, the source impedance will deviate from the nominal 
50 ohms, and the measurement structure and cabling between the source and the 
actual device to be measured will add delays, loss, and impedance variations that will 
perturb the measurement. 
Data Entry, Display, 
and Control 
tData  Control 
D.U.T.  TDR/Sampling Head 
Fig. 2-1. The Time Domain Reflectometer 
Because of these limitations on accuracy TDR/T measurements are often times 
used only for locating defects or perhaps for rough, qualitative observation of 
transmission line behavior. Time Domain Network Analysis or TDNA, which uses 
TDR/T measurements for general network characterization, has been proposed over 
the last few decades [2-8] but has been slow to gain wide acceptance as evidenced by 8 
the lack of a commercially available instrument using the time domain for network 
characterization. 
In the frequency domain, the modem Vector Network Analyzer (VNA) uses 
measurements of known and partly known calibration standards to de-embed the 
measurement, shifting the reference plane to the device-under-test (d.u.t.), as shown in 
fig. 2-2. Error correction techniques such as the TRL method [9], the LRL method 
[10], and the generalized theory for these and associated sets of calibration standards 
described in [11-12], have greatly enhanced VNA accuracy. Measurement system 
dynamic range, repeatability, and the precision of the knowledge of the calibration 
standards are the only limitations on measurement accuracy. Extensive applications of 
these correction techniques along with microwave wafer probes and associated 
calibration substrates have greatly increased VNA capabilities, particularly in the area 
of semiconductor device characterization. 
D.U.T. ---\ f
Data Entry, Display, 
and Control 
1 t 
Microwave Test Set 
Control 
Reference 
Plane 
Microwave Signal 
Generator/Sweeper 
Fig. 2-2. The Frequency Domain Vector Network Analyzer 
Previous efforts in TDNA predated the more sophisticated TDR/T systems that 
have recently become available. These equivalent time sampling based systems have 
bandwidths rivaling VNA systems. Recent work with non-linear transmission line 
based samplers  [13]  has obtained  greater  than  150 GHz TDR bandwidth. Improvements in multiple port sampling heads and multiple sampling head systems that 
are currently available should lead to true multi-port calibrations and measurements. In 
addition, instrument and controller processing capabilities make possible rapid signal 
acquisition, translation, and display in frequency as well as time domain form. 
Measurement stability and the speed of FFT computation have dramatically improved 
in recent years. 
TDNA has unique characteristic features that provide a useful alternative to 
VNA particularly at higher frequencies. TDNA systems are less complex than the 
normal VNA system, with only a portion of the system using microwave components. 
A combined pulse source and sampling head can be located remotely from the TDNA 
system with all interconnections being either low frequency signals or slow logic. It is 
conceivable that this portion could be integrated with a microwave probe, making 
extremely high frequency measurements possible since the cable and connector losses, 
as well as the losses associated with the VNA test set, are eliminated. Close proximity 
can be maintained between the sampling circuitry and the d.u.t. 
Most of the calibration techniques used for TDNA rely on long, matched 
transmission lines to isolate the d.u.t. [14-16], as shown in fig. 2-3. The time-domain 
response is truncated to select only the portion of the response due to the d.u.t. 
interacting solely with these 'window' lines. Outside of this window the response 
includes the effects of the terminations associated with the pulse generator source and 
sampling circuit load leading to erroneous, inaccurate results. 
Pulse  Sampling 
Generator  Circuit 
Input Window 
Output Window 
line
Lhe 
Fig. 2-3. Previously published calibration techniques used 50 ohm 'window' lines to isolate the d.u.t. 10 
An error correction procedure for one-port TDNA measurements was 
described in [17]. Here the source-interconnect-sampler system was modeled as shown 
in fig. 2-4. The associated (frequency domain) flow diagram allows for an unknown 
excitation, source reflection coefficient and unknown interconnection two-port 
S-parameters. Equations (3)-(5) of [17] allow complete determination of an unknown 
PL when the measurement from the unknown load is combined with measurements 
from ideal short, match, and known non-ideal open terminations. 
el 
Pulse 
Generator  fVm  Two 
Port 
Termination 
ge 
(a) 
as  S21  .  _ 
Ps.  S11  5224  PL 
S12 
(b) 
1(t) 1Cr)  ZS  v+  Z L 
(c) 
Fig. 2-4. Model of the one-port measurement system from [21: (a) Block Diagram, 
(b) Signal flow graph, (c) Schematic. 
In the next section a reduced error model for the TDNA system is obtained by 
using network transformations. From this model the procedure given in [17] is 
generalized for any set of three known terminations. This error model is then extended 
to the important case of two-port measurements and it is shown that general VNA 
calibration techniques apply directly in TDNA, the solution for the specific case of 11 
Thru-Match-Short (TMS) calibration is presented as an example. TMS is a natural set 
for the TDNA application as the match may be implemented using a reference 
transmission line that is as long as the desired time response measurement. This TMS 
method is equivalent to the VNA TRL method of [9] in its use of the line impedance 
as reference; however, complete knowledge of the reflect standard is required. 
These calibration methods are practical and example measurements are 
presented. Frequency domain results obtained from the measured time domain data are 
compared with VNA measurements for validation. 
REDUCTION OF VARIABLES BY NETWORK TRANSFORMATION 
The system of fig. 2-4 is repeated in fig. 2-5a with the original two-port re­
labeled as N". The source is a Norton current source with unknown waveshape and 
unknown shunt impedance. By adding both positive and negative reference shunt 
impedances (Z,), the circuit is not affected and can be rearranged as shown in fig. 2-5b 
and a new unknown Network N' identified. In the flow diagram the previously 
unknown ps has been absorbed into N. 
The source wave shape is also a candidate for variable elimination. The source 
is causal and is ideally a step. However, for convenience an impulse (unity in the 
frequency domain) will be assumed. The transformation must not change the measured 
voltage, V = V', the impedance looking back toward the source, S22 = S'n, or the 
wave incident on the load, b = b'. Using these relations, the transformation is readily 
found from the flow diagrams, although it is sufficient to know that such a 12 
transformation exists. The flow diagram and schematic of the transformed source 
system are shown in fig. 2-5c. 
as  S1 
I(t)  s  V
+ 
'I 
ZL  (11vm .sit  52  PL
Ps  , 
S'12 
(a) 
S21  ID' N'  as 
1(t)  +zo +-Z 0 +ZS v  I L  S'11  S'22 N" 
S.12 
(b) 
1  S21  b 
S22 8 (t)  Z 0 V  Zt.  Sii  PL. 
S12 
(c) 
Fig. 2-5. Variable elimination by network transformation: (a) the original network, (b) fictitious 
positive and negative reference impedances are added in shunt creating a new unknown network N', 
(c) source waveshape absorbed into fmal network N. 
All of the system non-idealities are grouped into a single two-port network N. 
The number of complex unknowns in the original system of [17] shown in fig. 2-4 has 
been reduced from six to four. In VNA calibration terminology, the network N is an 
'error box,' and the voltage measurement corresponds to an ideal (corrected) system 
limited only by the repeatability and precision of the knowledge of the error box terms. 
131 13 
ONE-PORT CALIBRATION
 
The general solution to the one-port calibration can be readily solved using the 
simplified system. Using an FFT method suitable for step-like waveforms (e.g., [18]), 
TDR measurements are converted to frequency domain voltages, Vx. The voltage 
curve measurements (Vu, V1, V2, V3) from the unknown and three known terminations 
(pu and pi, p2, p3) allow determination of S22 which is used to solve for pu. 
Using the flow diagram of fig. 2-5c, the observed normalized frequency 
domain voltage V, for a termination p (where x is u,1,2, or 3) is 
SI2S21Px
Vx = 1 +S11 +  (2-1) 
The difference between two such measurements, 
Px"PY 
V  0,1 -V =S  (2-2) 12-Ll x  y  e S22Px)(1-S22PY
Y 
eliminates the S 11 terms. Dividing two independent differences eliminates the S 12S21 
product, or 
V13 
M1 V23 0
- p3)(1- S22p2)(1-522p3) 
2" P3)(1" S22P1)(1"S22P3) 
(2-3) 
Letting 
a: PI P3 
P2" P3 
(2-4) 
then 
Mi - a 
(2-5) S22  P2a ' 
and 
mu(P2- P3) + P3(1 -522P2) 
(2-6) Pu  mukP2 P3 rn + (1 S22P2) 14 
with 
v3 
(2-7) mu 
For the open-short-match case considered in [17], PI = p, 132 = -1, and p3 = 0, 
and equation (2-6) reduces to the same results as in [17], 
M 
PU  1  (2-8) 
with 
Mo + 1 
Po 
S22=M0-1  (2-9) 
TWO-PORT CALIBRATION 
The two-port system is represented by the block diagram and flow diagram of 
fig. 2-6. The elimination of the source impedance and waveshape variables allows the 
determination of the S-parameters of the cascaded error boxes and d.u.t from the FFT 
of the voltage measurements for each port excited in turn. This information allows the 
use of any of the well known VNA calibration techniques. A generalization of these 
techniques and a variety of possible specific methods have been reported by Eul and 
Schiek [11]. In the derivation that follows, Vrr,le denotes the FFT of the voltage 
measured at port p when port e is excited and a device N is between the error boxes. 15 
(a) 
1 or 0  41  Si  41
 
No  N.
 
u u  B B 
LIS:1  AS:  S11  Sill  N.4 
...11 
S12  012  012 S12
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Sampler  Test  Sampler 
(b) 
Fig. 2-6. The two-port Time Domain Network Analysis System: (a) Block diagram, (b) Signal flow 
diagram. 
Performing the one-port calibration described in the previous section on both 
ports provides St and S22  as well as pA and pB which are the reflection coefficients at 
ports 1 and 2 respectively-in the environment of the measurement system including the 
error boxes. That is, 
oU oU oB  U U A 
S  S  S22 '12'2122  12 21
oU  otI 
(2-10) PA'="11+  U B  PB -'22 4.  oU oA
1 -S22S22  '11'22 
are obtainable using equations (2-6) and (2-7) [or (2-8) and (2-9)]. 
Two additional equations are needed to determine all four S-parameters, these 
are obtained from the forward and reverse transmission terms along with the through 
calibration. The through terms are 
A B  B A 
S  S12  S S12 21 21 
\TT
21 - 12 =  (2-11) V21= A B  A B' 
1 - S22S22  1 -S22S22 16 
while the measured unknown transmission voltages are 
U A
 
SU  SB
sB S21  U A  12  21 
V12 = S12  (2-12) V21 21  12 
1  '
U B cA '  U A  B 
1- S 1 122  1- S22pB '22PA 
From (2-11) the St SB12 and S2BISA12 products can be obtained, leaving only the S  terms 
undetermined in (2-12). 
The solution is obtained by first identifying the known middle terms of (2-12), 
,uU  111 
V21( 1 S22PA)  S21  '12( I  '222PB)  S12 
Ti  (2-13) B A  U B  1.2 A B  U A 1 -SiiS22 Sl2S21  1  S22S22  S12S21 
and forming the product 
U U 
512521 
T1T2  (2-14) eU  1.1 A 
-22-22)  -1 1-Q22) 
which allows rewriting equation (2-10) as 
pA = SUll  +  T2  SU115.2)  52B2  pB = S22 + T1T2 [1  52U2S2B2) S2A2.  (2-15) 11­
The reflection terms are then extracted as, 
PA "22'1 '2  PB "2211'2 eU 
(2,16) Sll A B  '22  B 
1 - S22S 22 T T2  1 - S 22 S 22 T1T2 
1 
which are used with equation (2-13) to obtain the transmission terms 
U  U A 
S12 = T2  1 - S  S22)  (2-17)
11 17 
THRU-MATCH-SHORT CALIBRATION
 
Measurement in the time domain has the advantage of natural time windowing 
since only a finite duration of response is acquired. A match termination is readily 
obtained with a reference impedance transmission line of sufficient length. This 
suggests that a likely choice for TDNA calibration could be the line-obtained match as 
part of a thru-match-short (TMS) calibration using the standards for TRL. Here, 
however, the reflection coefficient of the short, ps, must be fully known since the line-
obtained match behaves like a one-port termination. Unlike the one-port calibration 
described above, the requirement of a known open has been eliminated. 
The open termination is eliminated by using the thru calibration to obtain 
A B Sn and Sn which are in turn used to obtain PA and ps. The measurements from the 
thru standard are 
B B A 
S  S S22 512521522  12 21 
VT =1 +SA  +  VT =1 +SB  +  (2-18) 11  11  A B  22  11 A B 
1 -S 22 S22  1 -S22S22 
A B  B A 
521512  S21S12 
V2T1  B 
T 
V12  A B  (2-19) 
1  1 -S22 S22 
The match standard gives 
= 1 +SAn  (2-20) VM22= 1 +SB11' 18 
and the short standard terms are 
A A  B B 
S12S21 PS  S12S21 PS 
V'L =1 +SI,  A  42= 1 + SI:  B  (2-21) 
1 S22 ps 
1  S22 PS 
The S11 terms are eliminated using differences, 
A A B  B B A 
S12S21S22  S12S21S22 
TM  T  M  TM T .3.4
V  : 11  - V  V  V  - (2-22) 11  11 11  A B  22 22 22  A B 
1  S22 S22  1 - S  S., 22 L2 
A A  B 
S12S21 PS  .12.21 PS 
.SM 
V  .z V  - v 11 =  VSM EN'S  VM  (2-23) 11  11  -SA  22  22" 22  B 
P 1 22 S  S22 PS 
The S22S22 product is obtained by 
sAms2Ais2B2  sBus2Bis./22% 
TM TM  A B  A B 
V --"V 1- S 22 S22  1- S22S22 
11  22 
A B
= S22522.  (2-24) T T
V21V12 
s21s1312 A SIL A S12 
A B  A B 
1 - S22S22  ­
1  S22S22 
Two useful measurement terms are defined as, 
°A 
vSM  PS ( I  '22'22  vSM  PS ( I  '722°22 
11  22 
(2,25) Ma TM SM  cB  Mb TM SM  A
V11  V22 - V22 - V11  PS  S22' PS 
The solution for S22 and SI then is readily obtained as, 
A B  A B 
1 - S22S22  I - S22S22 
cA  cB 
1  (2-26) °22 = PS  1 +  Ivi)  = PS  +  /VIA 19 
Using equations (2-6) and (2-7) with p2 = ps, p3 = 0 and a change to the 
corresponding two-port notation gives 
M P5  4PS 
(2-27)
PB  B PA 4ps42 + 1 -Stps  Mu psS22 + 1 - S22ps 
with 
vUM  v 2UM A 11  2 
mu  ivc  (2-28) 
v11  v22 
The solution procedure for the S  terms follows the method described above 
for the general two-port case. 
EXPERIMENTAL PROCEDURE AND RESULTS 
In order to validate the TDNA procedure described above, one- and two-port 
measurements were made on a TDR/T system and compared with the results obtained 
from a frequency domain VNA system. A measurement system has been developed 
using a Tektronix 11801 TDR system equipped with an SD-24 20 GHz dual sampling 
head. For coaxial measurements APC-3.5 calibration  standards  (characterized 
reference terminations) from the Hewlett-Packard 8510B vector network analyzer 
were used. Wafer probe measurements used standards available on a Cascade 
Microtech calibration tile. VNA measurements using standard short-open-match-thru 
calibrations were also taken for comparison with the TDNA results. 
Fig. 2-7 shows the TDNA results from a one-port measurement of a power 
divider (with both output ports terminated in short circuits) used as a test structure 20 
rich in reflections. Curves for calibration assuming ideal open-short-match calibration 
standards, and one-port results based on the two-port TMS calibration as well as an 
equivalent VNA measurement are shown. 
S  1 1 
0 
dB 
10 
Ideal open-short-match one-port 
- Thru-match-short two-port 
HP8510 VNA OSL one-port 
20 
0  5  10  15 20  25 
freq (GHz) 
Fig. 2-7. One-port measurements on a power divider with both ports terminated with short circuits. 
The one-port TDNA calibration described in [2] and generalized in this discussion and the one-port 
TDNA result from a two-port T-M-S calibration are shown along with a VNA measurement obtained 
using standard open-short-load one-port calibration. 
Fig. 2-8 shows the two-port TDNA and VNA results from an SMA 20 dB 
attenuator, while fig. 2-9 shows the results from measurement of the 20 dB pad on the 
calibration tile. For clarity only the results for S11 and S21 are shown, S22 and S12 are 
similar. Accurate performance is obtained up to and above the 15 GHz TDR 
bandwidth and return loss dynamic range exceeds 40 dB (at least at low frequencies) 
for both cases. Sampling head smoothing and waveform averaging were used to 
reduce the effects of noise in the measurement system. Trigger drift can result in phase 
error which becomes significant at about 20 GHz, a correction technique for this drift 
has been described in [19] but has not been used for these results. 21 
Si'  S21 
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(a)  (b) 
Fig. 2-8. TDNA and VNA measurements of an SMA 20 dB attenuator. Thru-Match-Short calibration 
was used with measurements from a Tektronix 11801 TDR system with an SD-24 dual TDR 
sampling head. Standard Open-Short-Load-mni calibration was used with the Hewlett-Packard 
8510B Vector Network Analyzer. 
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Fig. 2-9. TDNA and VNA wafer probe measurements of a 20 dB attenuator on a Cascade Microtech 
calibration tile. 
SUMMARY 
Accurate calibration techniques for Time Domain Network Analysis using a 
reduction of unknowns by network transformation have been demonstrated. The 22 
calibration methods are complete and account for both source and load mismatches 
and pass-thru errors as well as the shape of the excitation waveform. When combined 
with trigger drift corrections [19], very precise measurements are possible. 
The entire spectrum is obtained with a single TDNA measurement and 
increased frequency resolution requires increasing the number of points recorded and 
transformed. The overhead associated with this long record length makes TDNA 
impractical for narrow-bandwidth measurements but well-suited to wide-bandwidth 
structures such as interconnections and packaging for high speed digital circuits. 
De-embedded time domain results obtained from inverse FFT of the results described 
here can be used for characterization of these passive structures [20]. 
Recent developments in broadband TDR systems such as the non-linear 
transmission line system described in [13] suggest that network analysis in the time 
domain may become a practical alternative to frequency-domain methods, particularly 
at higher frequencies where the ability to locate the sampling head and d.u.t. in close 
proximity may allow greater measurement dynamic range. 23 
CHARACTERIZATION OF LOSSLESS NONUNIFORM MULTICONDUCTOR
 
TRANSMISSION LINES IN HOMOGENEOUS AND INHOMOGENEOUS
 
MEDIA
 
INTRODUCTION 
This chapter examines methods for extracting electrical circuit models of 
interconnection structures using time domain measurements. The temporal separation 
in the measured responses due to geometric position provides a view on the structure 
that is lost or obscured in frequency domain data. 
Determination of an unique structure based on measurements is not possible in 
general since different configurations can have identical terminal behavior. Both 
approximate solutions and models relying on assumptions about the behavior of the 
structure are presented which can provide accurate prediction of performance in many 
useful situations. 
REVIEW OF GENERAL CHARACTERISTICS 
A typical interconnection structure may consist of parallel  stripline or 
microstrip lines embedded in multiple layers of dielectric media. For a general N-
conductor system there will be N-1 distinct hybrid electromagnetic modes of 24 
propagation. These modes have no low frequency cutoff, and because their behavior is 
similar to that of transverse electromagnetic (TEM) waves, are commonly referred to 
as quasi-TEM waves. The multi-line system can be approximated by an electrical 
circuit model consisting of the distributed electrostatic parameters: the capacitance 
[C], inductance [L], shunt conductance [G], and series resistance [R] matrices. 
A broad class of interconnects have behavior dominated by inductive and 
capacitive effects, and thus these low-loss cases may be approximated by a lossless 
model. Certainly there are many examples of interconnections -- such as the fine lines 
on integrated circuits -- where lossy analysis is essential and the importance of these 
cases should not be minimized. However, since the purpose of an interconnection (at 
least in digital systems) is to carry a signal from one place to another with minimal 
attenuation it is clear that analysis of the behavior of lossless systems is a useful 
exercise that will, at the very least, provide insight into the behavior of general 
interconnections. 
The computation of [L] and [C] parameters may be accomplished in a variety 
of ways [e.g., 21-22], but for general inhomogeneous layered dielectric the spectral 
domain and boundary element methods are very suitable. Normally the capacitance 
matrix for the dielectric(s) removed, [Co], is used to obtain the inductance matrix 
using 
FA [Co] = p.oeo[U]  (3-1) 
where go and co are the permeability and permittivity of free space. 
With the lossless quasi-TEM assumption, the equivalent circuit of fig. 3-1 may 
be used to find the distributed voltage differences and currents along the lines, which 25 
Fig. 3-1. Coupled multiple-line lumped element approximation. The circuit shown is for a differential 
length of the structure which is cascaded to form the entire structure length. 
satisfy the Telegrapher's equations [23]: 
d d u] . -Di -d-, i]  (3-2) 
d .  d
Tzi] = -[c]-d-tu]  (3-3) 
where the vectors u] and i] represent the voltages and currents respectively on each of 
. d the lines. Taking T of both equations and cross combining with each other yields the 
coupled partial differential equations 
d2  d2
7z-2u] = [11[C] T2u]  (3-4) 
.57211= [C][L];211  (3-5) 
which can be solved by decoupling the vector elements of each equation by 
diagonalization through a similarity transformation. The eigenvectors (as columns 
forming a matrix MO and eigenvalues (via) of the [LC] product allow 
[my] -1 [L][c][ my] = [ v-ii2]  (3-6) 
Taking the transpose of both sides of (3-6), we obtain 
(3-7)
(  [MV]-IDIC1[MV] ) T  [ v-r121] Tdiag 26 
and 
T [Mv]riCrILIT(  [M ]-1) 
T = [Mv]T[C][L](  [mv]-1)  (3-8) 
since both [L] and [C] are symmetric. The product [CL] has the same eigenvalues as 
[LC] and has eigenvectors (as columns forming a matrix MI) such that 
(3-9) [mi] ENT= [U] 
where [U] is the identity matrix. 
The decoupled equations take the form 
d2  -2 d2 
d7z-2 em = vm  em  (3-10) 
and 
d2  -2 d2 . 
dz2- im=vm d-172  (3-11) 
where e] and j] are related to the line voltages and currents by the eigenvectors 
= [mv]e]  (3-12) 
(3-13) i] = [MI] j] 
The characteristic solutions for the propagating modes of the system e] and j] 
are defined by 
em(z,t) = Emf(z -T-vint)  (3-14) 
and 
jm(u) = Jmf(z-T-vmt)  (3-15) 
where f is a traveling-wave function defining propagation in the plus-z or minus-z 
direction (minus or plus in the argument, respectively). 
An equivalent circuit [24] that implements these mathematical steps is shown in 
Fig. 3-2. The cross-coupled dependent sources on the input and output of the model 27 
transform the general input voltages and currents into the modal voltages and currents 
which are carried by the modal transmission lines. The modal lines are defined by the 
diagonal inductances and capacitances which are obtained by combining (3-2), (3-3), 
(3-12), and (3-13). 
(3-16) Ipvivp]=-D-tmail 
or 
(3-17) Id=Vri[11[Mi]dti] 
and similarly, 
(3-18) IA  [c][mv]l 
where the eigenvectors are assumed constant with time and position. 
E1  E'l  n+ 1 
EMti Ei  Z1  Epj ii I 
E2  E2  n+2 
Z2  ErsAd Ii F''Mi2 it 
& 
E n  n 
Mnj E  Zn  Emir; 
1 
Fig. 3-2. Multiple-line circuit model using modal decomposition. 28 
The modal (diagonal) inductances are then given by 
tudiag = tm,r1 [UM) = [NOUN = [Myr' Ilamvirri  (3-19) 
and the modal capacitances are 
1Cidiag =  1 =MO =  (3-20) 
Line impedances and velocities are found from 7.1, =4-5c.i15 and vk = (rack) -0s, the 
delay of each line is obtained from rDk  where L is the total physical length of the 
lines. The impedances and delays completely define the modal lines, and the overall 
circuit model is suitable for use in circuit simulators such as SPICE [25]. 
CHARACTERIZATION OF COUPLED LINES FROM TIME DOMAIN MEASUREMENTS 
The characteristics of a uniform multiple coupled line structure may be 
obtained from time domain reflectometer (TDR) measurements [26]. This method 
relies on determining the characteristics of the propagating orthogonal modes and 
identifying modal delays and impedances. Each modal delay corresponds to the 
velocity of the particular mode and is an eigenvalue of the propagating structure. For 
the case of two identical lines, even and odd modes will propagate. The modes will 
travel at different velocities in structures that have an inhomogeneous dielectric such 
as microstrip. 
The modal delays and impedances fully describe the modal transmission lines 
upon which signals propagate. General excitations are distributed according to the 29 
eigenvector of the propagating structure. In the circuit model, fig. 3-2, this distribution 
of signals is obtained by transforming cross-coupled dependent source networks. 
For a structure consisting of N uniform coupled lines, fig. 3-3, N linearly 
independent TDR/T excitations are required. Each port excited in turn meets this 
requirement. The scattering matrix, [p], of reflection and transmission terms is used to 
obtain the normalized characteristic impedance matrix, [Z0], by 
CA) = (M-Epl r rui+to  (3-21) 
where [U] is the NxN identity matrix. For each excitation, Vi, the modal excitation the 
structure sees after the driving point mismatches, is 
v]z.0  [1][p]) voz.o.  (3-22) 
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Fig. 3-3. Time domain measurement setup for N uniform coupled lines structure. N linearly 
independent TDR/T excitations are required. 
The decoupled modal waves are then 
(3-23) [mv]-1 30 
where [Mv] is the voltage eigenvector matrix which is either determined from the 
measurement or known a priori such as for the case of two identical lines where even 
and odd modes must propagate. Methods for determining eigenvectors are discussed 
later in this chapter. 
Each mode ei travels at its velocity (or delay Ti) eigenvalue such that the far-
end arriving waves are given by, 
el(t-T1) 
e2(t-T2) 
(3-24) 
eN(t-TN) 
The delays are obtained from the measurements as the time difference between the 
exciting step and the various transitions in the far-end port waveforms. The temporally 
spread modal output is then given by, 
(3-25) vlz.d = [my] eimi 
and 
Void = 2 [R][ [12]1-[Zo]i  1.1=ci  (3-26) 
obtaining the measurable output voltages after the output matching terms. Here [R] is 
the diagonal termination impedance matrix. 
MODEL EXTRACTION FOR IDENTICAL NONUNIFORM LINES 
The definition and derivation of the transmission line telegrapher's equations 
rely on the assumption of uniform lines. Cross-sectional calculations of coupled line 
parameters assume lines of infinite extent in the direction of propagation as does the 31 
equivalent distributed inductance and capacitance circuit model. A transmission line 
that has attributes that vary with position is, in at least one sense, not truly a 
transmission line. 
Even a single nonuniform line structure has electromagnetic properties that 
depend on longitudinal effects. The balance and symmetry created by an infinite line 
disappear and characteristics can no longer be designated to a single position along the 
line. Equivalent characteristics, of a given position along the line, however, may be 
obtained that are dependent on the surrounding environment. Practically speaking, for 
any single-line propagating structure there will be a transmission line impedance profile 
versus delay that will describe its behavior. 
The inverse scattering method for characterization of single nonuniform lines 
[27-31] relies on an equivalent impedance profile to fully describe the line. In this 
method the error in translating a TDR reflection coefficient (for a given position along 
the line) introduced by the intervening structure is corrected using a progressive de-
embedding or deconvolution technique. The response of the initial segment of the line 
has no intervening structure so its behavior can be fully identified from the raw 
measurement. The network function associated with this element is then deconvolved 
from the remainder of the response which shifts the reference plane to the next 
segment of the line. 
Inverse scattering for multiple lines is not always possible. The difficulty arises 
in determining the modal delays associated with the initial segment. These delays must 
be known in order to define a common reference plane for all of the modes, without a 
common plane and known modal delays the modal transmission lines cannot, in 32 
general, be determined. However, there are at least two situations where this limitation 
may be circumvented as discussed below. 
In structures with homogeneous media, the excited modes will propagate with 
equal velocity defining the reference plane by the sounding wave front. The 
assumption of single velocity propagation may also be used in situations where the 
difference in total delays of the modes is small compared to the rise-time of the 
expected excitation. This case is discussed in more detail later in this chapter. 
For structures whose capacitance and inductance matrices are symmetric, 
tridiagonal, and Toeplitz, the eigenvector matrix is determined only by the order of the 
matrix and the elements are given by: [32] 
(3-27) mii=42isin(x-0 
where N is the number of lines in the system (N+1 conductors). This normalized 
eigenvector matrix is unitary and orthogonal, thus it is its own transpose as well as its 
own inverse, M = MT = M-1, and all of the eigenvectors (columns) have unity 
magnitude. 
The fact that the [LC] product matrix is diagonalized by the matrix M is 
obtained from the assumption that both [C] and [Co] (the capacitance matrix with 
dielectrics removed) are of this suitable form. For planar conductors such as parallel 
microstrips of equal width the capacitance between adjacent lines is significantly larger 
than the capacitance between non-adjacent lines which is assumed to zero to satisfy 
the tridiagonal requirement. The self capacitance (diagonal) terms are equal for lines 
with two adjacent lines, but the outside lines in a bus structure only have one nearest 
neighbor and have smaller capacitance values on the diagonals. The form of the 33 
capacitance matrices (with and without dielectrics) describing the four line system of 
fig. 3-4 is 
Co + cm  -Cm  0  0 
Co 
[C] = [  0  (3-28) -L..m  Co + 2Cm  C. 
0  0  -cm  co + Cm 
Cm Cm  Cm 
(a)  (b) 
Fig. 3-4. Capacitance terms, (a), and pictorial representation, (b), for parallel microstrips of equal 
widths and spacings. 
As long as the self term is significantly larger than the cross or mutual term, 
Co + Cm = Co + 2Cm, the eigenvector matrix obtained from (3-27) will diagonalize [C] 
and [C0]. 
(3-29) [CD] = = [M][c][M] 
[cm]  (3-30) [My[ Co]  = [M][Co] [M] 
and also, 
(3-31) [Co]-1
  nor' [m] 
[m][co]- 1[m] = [cop]-1  (3-32) 
Since [Co] and [L] are related by the velocity of light in air 
-1  _1-1 1 [L] = [1,0] = goeo[Co]- 1  Or  [co]  =  .] (3-33) 
goeo
 
then 
[Cop]- 1 = [M][Co] - I [M]  = ;*.[0 m][q[m] =74-1/10 LD]  (3-34) 34 
or 
[6] = [M][L][M]  (3-35) 
The product 
[IA [C] = [M][L][M][M][c][M] = [M][L][c][M]  (3-36) 
is obtained since M is its own inverse. [M] diagonalizes the individual matrices as well 
as the product. Additionally, since M also diagonalizes the inverse capacitance matrix, 
by (3-32), the modal impedances may be found from 
[z,,]ajg = [LA] For' = [m][1-][M][mia[m] = ErviNEcti[m]  (3-37) 
Transmission lines in a structure with symmetric, tridiagonal, and Toeplitz 
capacitance matrices are referred to as 'identical.' If the identical line assumption is 
valid then the eigenvector matrix M is independent of the specific cross-sectional 
widths and spacings. 
For nonuniform identical lines with width, W, and spacing, S, functions of 
longitudinal position, the system may be modeled by decoupled nonuniform modal 
lines. A cascade of uniform line segments forms a discrete approximation of the 
nonuniform structure. Cascading the uniform circuit model of fig. 3-2 would suffice, 
but results in consecutive coupling/decoupling networks that cancel each other due to 
the constant eigenvector matrix. A simpler circuit model for the nonuniform case is 
shown in fig. 3-5. In this model the decoupled nonuniform lines are modeled as 
cascaded transmission lines. 
For identical lines the process of extracting the model parameters is relatively 
simple. The normalized characteristic impedance matrix [Zo(z)] is obtained from the 35 
time domain responses [p(t)] by using equation (3-21) and the modal impedances are 
obtained from equation (3-37). It is necessary that the modal impedances vary slowly 
with position allowing the step responses of the system to accurately describe the 
impedance as a function of position. Any rapid variation in impedance has non-unity 
transmission coefficient and masks the more distant structure by modifying its apparent 
response. The technique of progressive de-embedding [27-28] can be used to obtain 
more accurate modal impedance profiles. The diagonalized impedance matrix is 
reconverted to a decoupled scattering matrix using 
[p(t)bin = [ [Ziddiag-[1J]] [ [Zo] din-fill] -1  (3-38) 
which has terms pi(t) = (Zoi  1)(Zoi + 1)-1 allowing the application of progressive de-
embedding of the decoupled responses. 
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Fig. 3-5. Nonuniform identical line circuit model using decoupled nonuniform modal 
transmission lines. 36 
A coupled microstrip structure, shown in fig. 3-6, was characterized using 
Time Domain Network Analyzer measurements and modeled using the method 
described above. The far-end transmitted (g31) and crosstalk (g41) step-response 
waveforms were used to determine modal delays for the entire structure. The near-end 
reflected (g 1) and coupled (g21) responses are the elements of the symmetric time 
domain scattering matrix, [p(t)], from which the positional characteristic matrix is 
found. 
/
3 
4 
Fig. 3-6. Nontmiformly coupled microstrip test structure (top view). 
The diagonal modal impedance matrix is readily determined using the even-odd 
mode, identical line eigenvector matrix. The variation of the modal impedances with 
positional delay is shown in fig. 3-7 along with the discrete cascaded uniform section 
impedances used to model the nonuniform lines. Connector discontinuities and 
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Fig. 3-7. Extracted even and odd mode impedances and discrete cascaded uniform section model for 
the nonuniformly coupled microstrip structure. 37 
uncompensated (no miter) bends contribute significantly to the response and were 
either truncated or absorbed into the model. 
The circuit model based on the even and odd mode nonuniform lines was used 
to simulate conditions equivalent to the measurements, see fig. 3-8. In (a) the near-end 
reflected and far-end transmitted waves are shown for both the original measurement 
and the simulation based on the extracted model. In (b) the curves for near and far-end 
crosstalk are shown. The simulation results fit the measured data very well with the 
shorter simulated excitation rise-time accounting for the differences. 
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Fig. 3-8. Measured (solid) and simulated (dotted) step responses using cascaded uniform section 
even-odd mode model with port 1 excited. The voltages at ports 1 and 3 are shown in (a), port 2 and 4 
voltages are shown in (b). 
EXPERIMENTAL DETERMINATION OF EIGENVALUES AND EIGENVECTORS FOR
 
UNIFORM LINES
 
The eigenvalues of a uniform coupled line system are the modal delays of the 
system while the eigenvectors describe how the propagating modes are distributed on 38 
the lines. Since not all useful structures have symmetry that allow closed form 
calculation of these parameters, modeling of an interconnect system requires obtaining 
the parameters from the measurements themselves. Estimated parameters based upon 
capacitance calculations may be used, but restrict the process to situations where the 
transmission line behavior is well defined. Since it is desirable to model the behavior of 
more general situations or to validate the capacitance calculations, extraction of 
eigenvalues and eigenvectors from the measured data is desirable. 
For uniform lines the modes resulting from the step excitation arrive at 
different times at the far-end. The far-end waveform for the driven line will have a 
stair-step-like profile while the quiet line will have pulses that eventually return to 
zero. Example responses for typical identical two and three line structures are shown 
in fig. 3-9. For measurements resulting in fast output transients the eigenvalues are 
easily identified as the transitions in these output waveforms. 
The picture is less clear if the excitation waveform has a long rise-time 
compared to the differences in modal delays or if the interconnect causes long rise-
times at the output through band-limiting, radiative losses at high frequencies, or 
dispersion. The long rise-time cases for the identical line examples are shown in 
fig. 3-10. Even with knowledge of eigenvectors, identification of the eigenvalue delays 
is difficult, particularly for three or more lines where the difference in delays may be 
very small. 
A fast (wide-bandwidth) measurement system is therefore required to provide 
accurate eigenvalue information. This should not be too surprising since the small 
delay differences will have significant effect only at high frequencies or with high-
speed digital waveforms. 39 
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Fig. 3-9. Example responses for typical identical line structures with step-excitation: (a) two line 
system, (b) three line system. 40 
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Fig. 3-10. Example responses for typical identical line structures with slow rise-time step excitation: 
(a) two line system, (b) three line system. 
The shortest delay eigenvalue is easily identified by the first arrival time at the 
far-end. If an excitation where this step is not present can be identified, then the next 
arriving step and corresponding delay eigenvalue can be found. The excitation can then 
be adjusted until both steps are minimized and the process is repeated until all 41 
eigenvalues are known and only one step remains. At this point only the mode with 
greatest delay is excited and the eigenvector can be detected at the input as the voltage 
vector launched on the lines. The input vector is searched and each single mode 
excitation and eigenvector identified. 
Searching for eigenvalues and eigenvectors using repeated measurements is 
inefficient and time consuming and requires the ability to excite all near-end ports 
simultaneously with variable magnitude excitations. Practically it is more efficient to 
obtain responses from N independent input excitations -- such as each line excited in 
turn -- and use them to synthesize the responses to other excitations. The time domain 
scattering parameters are network functions and interconnections are linear therefore 
superposition of excitation holds. 
Weighted sums of the independent excitation responses from a single set of 
measurements are added to obtain general excitation responses. The searching 
algorithm iterates this calculation instead of repeating time consuming measurements 
allowing greatly improved efficiency. 
This eigenvector search process is shown in fig. 3-11 for an example 
asymmetric two coupled microstrip system. The structure consisted of two uniform 
microstrips of approximately two-to-one ratio in conductor width and spacing equal to 
the narrower conductor which was also equal to the substrate thickness. The substrate 
was a ceramic loaded duroid with dielectric constant of 10. By varying the ratio in the 
weighted sum of the responses at the far-end for each line excited individually, values 
are found where nearly all of the energy arrives with either minimum delay or 
maximum delay. Extraneous responses due to connector discontinuities or other 42 
propagation mechanisms tend to obscure these specific responses, but with judgement 
the optimal values may be estimated. 
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Fig. 3-11. In (a) and (b) the weighted sum of the individual lines with ratio of -0.85 results in earliest 
transitions in the far-end waveforms. In (c) and (d) the ratio of +1.80 results in the latest transitions 
in the far-end waveforms. The excitations corresponding to these ratios are the orthogonal modes 
(eigenvectors) of the measured asymmetric two coupled microstrip structure. The delays for the two 
cases correspond to the eigenvalues of the system. 
A limitation of this method is that control of the excitation of all modes is 
necessary. If shield conductors or higher order electromagnetic modes exist then they 
may be excited in addition to the desired modes. If this happens, additional transitions 
will be present in the far-end responses. An example of this is shown in fig. 3-12 where 
two lines are separated by a third identical line grounded at both ends, a common 43 
technique for shielding two lines. Only one single-mode excitation can be identified for 
this identical line case and may not be present in general. 
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Fig. 3-12. Three-line system with middle line grounded at both ends. The resulting apparent two-line 
system exhibits three-line modal behavior. (a) 1-0 excitation, (b) 1-1 excitation. 44 
MODAL VELOCITY RANGE OF NECESSITY 
For long inhomogeneous, multi-line structures excited with abrupt transitions 
the crosstalk behavior will be dominated by the far-end crosstalk. This is particularly 
true in digital systems where the coupling may be weak and the important parameter of 
the undesired signal is peak amplitude and the associated reduction in noise margin. 
Moreover, practical systems will have clock periods as close to the rise-time as 
possible to maximize system speed and minimize harmonic content. 
As shown in appendix A of [33] a square-wave made up of spectral lines 
through the ninth harmonic will have about a five times faster rise-time than a sine-
wave, while if components through the fifteenth harmonic are included the rise-time 
will be about eight times faster than the sinusoid fundamental. Since increased spectral 
content provides diminishing returns in improvement of rise-time, normally the rise-
time will be designed to be fairly slow, a typical number might be ten percent of the 
period. 
Long signal lines in high-speed digital systems will usually be short compared 
to the clock period. A clock frequency of 1 GHz corresponds to a propagation 
distance in air of about one foot which, in many applications, will encompass the entire 
system. These longer lines will usually be buffered and the signal regenerated 
frequently along the line. Lines long compared to a clock period are essentially 
stacking or pipelining information along the line which, although a useful and practical 
technique in some situations, will normally be implemented with a multiply buffered 
line. An assumption of transmission lines and buses with lengths shorter than one 
period is therefore very reasonable. 45 
As far-end crosstalk results from the difference in time delays for modes, if the 
rise-time is long the amplitude will be attenuated. For example if a linear ramp with 
4 ns rise-time is excited and applied to a system with 2 ns delay difference then the 
maximum value of crosstalk will be one-half the maximum value for a system with 
square-wave excitation, see fig. 3-13. The crosstalk reduction factor will in general 
(linear ramp approximation) be given by 
sr. 
Rx1' = T  ATD < TR  (3-39)
1 
where TR is the rise-time and ATD is the time difference between modes. 
The time difference normalized to the total delay may be computed for two 
line line microstrips. For the worst case the odd-mode permittivity is %cid = e, -r and the 
even-mode permittivity is ce=e0. The normalized delay difference is then ATD = 
shown in fig. 3-14, which also shows the limit of sr,,.1 - 0.707 = 0.293 or time difference of 
about 30% of the total delay for large permittivity cases. 
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Fig. 3-13. Rise-time dependency of far-end crosstalk in an example two-line system. The far-end 
crosstalk of the 4 ns rise-time excitation (dark lines) is reduced to half of the level for the fast 
excitation (thin lines) since the difference in modal delays is 2 ns. 46 
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microstrips. 
This worst case is extreme and therefore not useful for determining actual 
delay difference, but does show the dependency on the dielectric. For a nominally 50 
ohm line on alumina (el. = 9.8) the time difference does not exceed 12% even for very 
tightly coupled lines, see fig. 3-15. For the more common case of spacing equal to line 
width the time difference will be 9.5%. 
Using (3-39) the crosstalk reduction factor may be computed, and when 
combined with the identical line bus worst-case analysis of appendix A the maximum 
ATE, identified for a maximum acceptable amount of far-end crosstalk. The length in 
time delay of a maximum crosstalk line is then 
(3-40) Lmax ATDomi. 
for a given spacing in fig. 3-15. Alternatively a line length may be specified, and with 
ATD. and fig. 3-15 the necessary spacing may be obtained. This calculation assumes 
a worst-case time difference of a two-line even/odd mode system, a multi-line bus will 47 
have more modes with delays between these extremes which will tend to reduce the 
peak crosstalk amplitude. An example of this method is shown in fig. 3-16. 
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Fig. 3-15. Variation in even-odd mode time difference (normalized to total delay) with the spacing 
between two nominally 50 ohm microsUip lines (w/h = 1, er= 9.8). 
Example 1.	  A 15-line microstrip bus structure with Tt. - 1 - H , ER - 9.8 is excited by a digital 
source with rise-time of 1 ns. If the system noise budget allocates a maximum of 10% 
far-end peak crosstalk voltage, what is the maximum coupling region length? 
Solution:	  The worst-case far-end cross-talk will occur for a 15-line system when 14 lines
 
transition and the one remaining line must stay quiet From appendx A this maximum
 
Is 115% for a 15 line system. So a crosstalk reduction factor of 8.6% is required so the 
maximum time delay difference (3-39) must not exceed 0.08 ns. From fig. 3-15 the 
normalized time difference for this structure is 9.5%. The maximum delay of the line 
must not exceed 0.91 ns or a maximum physical length of about 8.4 cm. 
Example 2.	  For the system of example 1, a particular version of the bus requires a long coupling
 
region length of 20 cm. What is the minimum spacing (H) necessary to prevent
 
exceeding the 10% far-end crosstalk specification? 
Solution:	  The length corresponds to a maximum delay of about 2.1 ns. To stay under the
 
maximum delay difference of 0.08 ns requires a normalized time difference under
 
3.8%. From fig. 3-15 it is clear that a normalized spacing (H) of 4 will suffice.
 
Fig. 3-16. Example design calculations for far-end crosstalk. 48 
GENERAL MODEL EXTRACTION USING EQUAL MODAL VELOCITY APPROXIMATION 
Inverse scattering, or peeling, progressively de-embeds the response of a 
transmission line structure as the characteristic impedance profile is identified. Inverse 
scattering for general multiple lines is not feasible because of the longitudinal 
scattering of the sounding wave front due to unequal modal velocities. If the 
eigenvectors are constant throughout the system and known, or can be determined, 
then the system may be decoupled and peeling used on the nonuniform modal lines as 
previously discussed. Another situation where inverse scattering is applicable is when 
the structure is homogeneous or when the effects of distinct modal velocities are 
insignificant for the excitations used. Under the assumption of equal modal velocities, 
the sounding wave front progresses smoothly down the length of the structure. Equal 
delay segments may be identified using an extension of peeling to multiple lines. 
Each segment of the multiple line structure is represented as a scattering 
discontinuity combined with ideal delays, as shown in fig. 3-17. The transfer scattering 
matrix [T] representation is useful since the T matrix of a cascade of networks is 
simply the product of [T]i for each network. In this case the scattering and delay are 
combined to define a segment by: 
[[T11] [T121I- 1- [Dv 0  ai+I 1 
(3-41)
ail  [T21] [T221  a  [D]  bi+ " 
where in general a and b are vectors of length N (the number of lines), Tij are NxN 
matrices and D (D-1) is the NxN delay (advance) operator with diagonal terms 49 
xi(t-Tpd) [xi(t+Tpd) for D-1, the time advance operator] where xi denotes elements of 
either a or b. 
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Fig. 3-17. Scattering discontinuity cascaded with ideal delay. (a) Cascaded impedances, (b) Scattering 
signal flow, (c) Transmission signal flow. 
The response of a cascade of M such segments is then given by the product: 
b'] = [Ti] [D][T2] [D]...[TM] [D] a:]= [Tbn]  abl)11	  (3-42) 
The elements of the transfer scattering matrix are given by: 
[U +511]-1  lu+si  [s22] 
(3-43)
 [si ][u+s IV  [U+511[1[U+511+S22] 
where [S], the normalized scattering parameters are given by 
Hai 1- 1	  (3-44)
 lS 111=
 
from the measurement for each line excited in turn and 
(3-45)
 [sn]=-[ [Yi]"[Y1 +1]-(15] -1 [sii] [ [Y1]u[fi+1]-(15] 50 
with 
[Y1,1]  Pril°3 [Yud 
[Y1]°3  (3-46) 
and 
1YLNI = ru-si iliu+siiri  (3-47) 
Yi is the known (non-diagonal) characteristic admittance matrix of section i and the 
square-root matrix yr is readily computed since Yi is real and symmetric. 
Since [T1] is completely defined by the measurement relative to the known 
external source impedance and [D] is selected to provide reasonable sampling of the 
response, the segment may be de-embedded using 
:2]= [Dr [Ti]-'  (3-48) 
or in general, 
[D]  [Ti]' :ii.  (3-49) 
ai+1=1+1 
Equation (3-49) represents information equivalent to a measurement at the 
segment i. The peeling process is repeated throughout the length of the structure 
extracting the impedance profile with 
Cli+11 = [Yda5 [U-S11][U+511] -1 [Y1]°3  (3-50) 
and Y1 is the diagonal admittance matrix of the external measurement system. 
As an example of multi-line peeling the short two-line structure of fig. 3-18 
was simulated to obtain data equivalent to TDR measurements. The extracted 
impedance profile matrix elements are shown in fig. 3-19. The topology of the 
configuration oriented circuit model [34] is shown in fig. 3-20. 51 
S=3H 
Fig. 3-18. Two-line microstrip test structure for multi-line peeling algorithm (top view). Total length 
is 0.175 ns delay on er = 9.8 (alumina) substrate. 
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Fig. 3-19. Impedance profile of the structure of fig. 3-18 using multi-line peeling with the equal 
modal velocity approximation. 
Fig. 3-20. Topology of the configuration oriented circuit model described in [34]. Three transmission 
lines representing the elements of the symmetric characteristic impedance matrix are used. 52 
A SPICE [25] simulation equivalent to the original simulated measurement was 
performed using the circuit model. The results from the original simulation and the 
model extracted through peeling are shown together in fig. 3-21 with driven-line 
waveforms shown in (a) and crosstalk waveforms shown in (b). 
Fig. 3-21. Comparison of multi-line peeling model (thick lines) step responses with original data. The
 
driven-line waveforms, (a), data matches well. For the crosstalk waveforms in (b), the near-end
 
responses match well but as expected the far-end, velocity mismatched derived crosstalk terms
 
are not modelled.
 
The step responses of the admittance profile based multi-line peeling model 
provide a reasonable approximation of the  original data  (the  simulation of 
measurement data). As expected the far-end crosstalk terms, g41 and g32, disagree. 
The equal velocity assumption used for multi-line peeling does not model the velocity 
mismatch based far-end crosstalk. This may be acceptable and otherwise useful in 
many applications where the far-end crosstalk term is small and can be ignored. 
The decoupled mode topology [24] of fig. 3-5 may also be used. The equal 
mode velocity assumption insures that the eigenvector matrix for the capacitance 
matrix will also diagonalize the inductance and impedance matrices. Therefore, the 53 
eigenvectors may be determined from the experimentally determined impedance profile 
matrix. 
SUMMARY 
In this chapter the multiple transmission line structure has been examined in the 
context of providing an accurate characterization of a structure from time domain 
measurements. Methods for extracting model parameters for uniform lines, identical 
nonuniform lines, as well as an approximate modeling method for general lines 
assuming single velocity of propagation have been developed, demonstrated, and 
evaluated for ranges of validity. 
These techniques are robust and may be applied to practical structures 
providing excellent prediction of performance. Many commonly used and useful 
structures and applications fall within the assumptions and approximations allowing 
broad utility of these methods. 54 
MEASUREMENT, MODELING, AND DESIGN TECHNIQUES FOR
 
INTERCONNECTIONS WITH NON-IDEAL GROUND CONDUCTOR
 
REVIEW OF BALANCED AND UNBALANCED TRANSMISSION LINES 
The classic transmission line model as a distributed circuit uses a lumped 
element approach as shown in fig. 4-1. The conceptual problem of all the inductance 
of both conductors, as shown in fig. 4-2, being lumped into only one path is addressed 
by showing that for the voltage difference along the line, v(z)  - viz), that the 
derived telegrapher's equations are equivalent for the cases shown in figs. 4-1 and 4-2. 
Unfortunately this voltage difference only represents a differential excitation, exciting a 
LEE  LSE 
2 2 
000  000 
Fig. 4-1. Classic cascaded lumped element transmission line circuit model. 
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Fig. 4-2. Cascaded lumped element transmission line circuit model for systems with non-ideal ground 
conductor. 55 
two-wire system in phase is also possible. This common mode excitation results in 
equal potentials across the inter-line capacitance, C12, since no current can flow it is 
equivalent to no capacitance. Since only series inductance remains, signals propagate 
instantaneously which is non-physical. Clearly the equivalent circuit model of fig. 4-2 
is inadequate. There must exist some additional capacitance in the common-mode 
propagation path as well, as shown in fig. 4-3. Of course the circuit model of fig. 4-3 
is simply a three conductor equivalent to fig. 4-1 which is the two-wire case. Thus the 
question may be asked: 'where is the ideal third wire?' 
T
 
Fig. 4-3. Cascaded lumped element circuit model for non-ideal ground conductor including 
distributed capacitance for modeling common-mode propagation delays. 
The key to this problem is to recognize that ground can only be a potential 
reference which can exist only at a point. The concept of a ground plane is invalidated 
when the plane has finite resistance or inductance. The third wire isn't a wire at all, but 
a potential reference either at infinity for an idealized system or, more practically, some 
nearby conductor that is not carrying enough current to generate significant voltage 
drops that spoil the potential reference. In many practical, particularly low power, low 
frequency systems, a ground plane presents a low enough impedance that voltage 
drops are minimal. In higher frequency systems, the impedance is larger and in higher 
power systems the currents are larger resulting in larger voltage drops which can be 
significant. 56 
In an integrated circuit package, the power conductors and signal conductors 
may be similar or even identical. The assumption of unbalanced transmission lines is 
not valid. Rather, a balanced assumption is closer to the truth. The description 
'unbalanced' is a misnomer since it refers to a line that is more than just 'not balanced' 
but has all the signal on one line and none on the other. That is, no common signal is 
present on the 'ground' conductor. Cases that are not unbalanced but also do not have 
symmetrical structures necessary for true balance will be referred to as ' imbalanced' in 
this work. 
An example of an imbalanced structure is shown in fig. 4-4 where the 
difference in conductor diameters causes the 'common' mode to no longer have equal 
potentials on the lines. A classic 'trick' [35] for modeling structures of this type is 
Fig. 4-4. Imbalanced parallel transmission line structure. 
shown in fig. 4-5. This circuit models a coaxial cable with finite (and uniform) shield 
impedance. The two lines in the model may have different delays corresponding to the 
velocity of light in the dielectric media inside the coax and outside the shield. The 
shielding of the inner conductor insures the orthogonal modes of the system 
correspond to the coax and shield excitations. For general cases with inhomogeneous 
dielectrics, identification of the orthogonal modes is not this simple and requires 
eigenvector determination. 57 
Fig. 4-5. Classic SPICE circuit configuration for modeling balanced and 'imbalanced' transmission 
lines. For coaxial cable the modes of propagation correspond to the differential coax excitation and 
the common-mode shield excitation. 
The common mode effect is important only when one is comparing potentials 
at opposite ends of a line. In a two conductor system this can only occur when the line 
forms a loop and the output is in close proximity to the input, as shown in fig. 4-6. 
According to the standard differential coax model the behavior of this system with 
node B grounded as compared with node A grounded is solely a sign change in the 
ungrounded  node's  voltage.  Of  course  this  cannot  be  true  since  at 
(a)  (b) 
Fig. 4-6. Transmission line with near- and far-end potential comparison. The shield of the coax loop 
in (a) behaves in common-mode like the single wire loop shown in (b). 
low frequencies (e.g., d.c.), node A is grounded through the shield. The model is only 
valid when the currents in the two conductors are equal (and opposite) resulting in no 
fields outside the coax and no common mode signal. 58 
For the coax, the shielding of the differential mode enables viewing the 
common mode as equivalent to the case for a single loop of wire, as shown in 
fig. 4-6b. The loop is just an inductor at low frequencies, but at higher frequencies the 
voltage induced in a segment of the loop by a distant segment may be retarded 
(delayed) and out of phase. The calculation of the impedance between the two 
terminals then requires a complete field solution and resembles the calculation for a 
loop antenna. The real part of the impedance for a lossless (zero ohmic resistance) 
wire will correspond to the radiation resistance and accounts for the losses due to 
radiation. 
The ability of transmission line analysis to accommodate modeling of antenna 
like structures is minimal. Transmission line analysis is a useful approximation of full 
field solutions that provides better modeling than lumped element circuits, although 
distributed circuit analysis cannot account for effects that are strongly dependent on 
longitudinal geometry. 
By carefully choosing the problem to solve, we can obtain useful information 
from models that assume an ideal ground conductor as a voltage reference. If minimal 
current flows in this conductor, then even with finite resistance and inductance the 
voltage along its length will be constant. Multiconductor transmission line models may 
then be used with the potential reference as the ground plane and the 'ground' 
conductor modelled as one of the signal lines. This approach was used for some simple 
ideal structures with minimal modeling in [36]. 
In microelectronic interconnection structures the basic two-line system (plus 
potential reference) can take on three forms, as shown in fig. 4-7. All of these can be 59 
(a)  (b)  (c) 
Cl  Cl (E' ci
rilIPPIP=RPRITN 
Co  Cor  Co  Co=  FIT4 eeIeeedee­
(d)  (e)  (t) 
Fig. 4-7. Configurations of the basic two-line system over a ground plane. (a), (b), and (c) are 
representations of the physical arrangement of the conductors. (d), (e), and (f) are the corresponding 
cross-sectional geometries and associated capacitance elements. 
represented by a capacitance matrix with form: 
r cec1  _ci 
where Osks1  (4-1) [c] = L -ci  kceci j 
and k is a measure of the imbalance of the system. In all cases the inductance matrix 
will be 
Hi Li Li2i 
(4-2)
LL12  J 
where L2=L 1 for the symmetric case and will have the form of [C]-1 for cases where 
an homogeneous dielectric assumption may be used 60 
NETWORK MEASUREMENT METHODS AND LIMITATIONS FOR BALANCED AND 
PARTIALLY BALANCED STRUCTURES 
The general two-port network as represented for s-parameter calculations is a 
three node structure, a ground node is shared between ports one and two, as shown in 
fig. 4-8. If the ports are physically separated, then this shared ground node is really 
two nodes which may be at the different potentials shown in fig. 4-9. The indefinite 
Fig. 4-8. Two-port network with common ground reference. 
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Fig. 4-9. General two-port network interconnection. 
admittance matrix can be used to describe the network by node currents and voltages 
with arbitrary reference: 
Yll  Y12 Y13 Y14 
12  Y21  Y22 Y23 Y24  V2 
(4-3) 13  Y31  Y32 Y33 Y34  V3 
14  Y41  Y42 Y43 Y44  V4 61 
An ideal two-port network measurement will force two nodes together as the 
reference nodes, as shown in fig. 4-10, resulting in a measurement of the submatrix 
given by: 
I121_ [ Yll Y12  V121 
(4-4)
I  Y21 Y22 V 
where V3 = V4 = 0 from the measurement system. In many cases, such a single two-
port measurement is used as the sole characterization of the network, which will not 
be accurate. Even for systems with significant imbalance approaching the unbalanced 
case, such as a circuit in a metal housing with connectors at both ends (fig. 4-11), wide 
dynamic range performance can be impacted by the common-mode effects. Traditional 
4D 
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Fig. 4-10. Configuration resulting from ideal network analyzer measurement. 
Fig. 4-11. Metal housing used to provide low-impedance common ground connection between ports 
for simple two-port systems such as an amplifier. 
microwave design relies on these low impedance connections using metal housings 
connected through a common metal chassis. The non-ideal behavior of the nearly 
unbalanced system is only significant for the most sensitive of circuits and any 
problems that arise are dealt with during prototype evaluation by 'tweaking' the design. 62 
These problems discovered late in the design cycle are often difficult to correct, 
require significant compromises in performance and specifications, and may have 
significant impact on project schedules. Fixing these problems is sometimes referred to 
as the 'black art' of microwave and r.f. design, with expertise developed only after 
years of hard won, trial-and-error experience. In integrated circuits, the ability to 
evaluate a prototype is very limited and the investment is much higher. Risks must be 
kept to a minimum in order to insure a useful result. Accurate analysis and simulation 
of system behavior during the design phase is essential, and the extra effort and 
significant expense required is justified. 
Additional measurements may be used to further characterize the imbalanced 
four node system of fig. 4-9. The reverse connection of fig. 4-12 provides four 
. dditional parameters: 
13] [ Y33 Y34  V3] 
(4-5) 
14  Y43 Y44  V4 
where V1 = V2 = 0.  The configuration  of fig.  4-13  provides two more 
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Fig. 4-12. Ideal two-port network analyzer measurement with reverse connections. 
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Fig. 4-13. Ideal two-port network analyzer measurement with cross connections. 
parameters in addition to two redundant parameters: 
Il][ Yll Y14 ]V11 
(4-6) 
14  Y41 Y44  V4 63 
where V2 = V3 = 0. With the requirement that the indefinite admittance matrix is a 
zero sum matrix in that rows and columns must sum to zero in order to satisfy 
Kirchoffs current law, the remaining terms are determined from: [37] 
(4-7) Y13 '4'111 + Y12 + Y14) 
(4-8) Y23 = 4Y13 + 1'33 + Y43) 
(4-9) Y24 = -(Y21 + Y22 + Y23) 
(4-10) Y31 = "(Y11 + Y21 + Y41) 
(4-11) Y32 = -(Y31 + Y33 + Y34) 
and  (4-12) Y42 = "(Y41 + Y43 + Y44) 
In practice the various two-port y-parameter measurements are obtained by 
converting measured s-parameters [e.g., 37]. The stability and realizability issues 
making s-parameters necessary for standard microwave measurements still apply. The 
connections described in fig. 4-10, 4-12, and 4-13 are highly idealized and may be 
difficult to implement for some problems. Since ground can only be associated with a 
single point, physically connecting two physically separate nodes may not be possible. 
The use of calibration measurements to de-embed transmission lines or other 
intervening nonideal structures is conceivable. The flow diagram of fig. 4-14 
represents an error model which uses three-port networks as error boxes with a four-
port network under test. By providing an appropriate number of known terminations 
the characteristics of the three-ports may be determined. This together with multiple 
measurements of the network under test as indicated above, will allow deconvolution 
and complete determination of the network's parameters. 
Such a calibration process is beyond the scope of this dissertation however, 
and for the remainder of this work the assumption will be made that the network 64 
analyzer and interconnections are sufficiently unbalanced to allow the implementation 
of various measurement configurations. This is reasonable for coaxial and microstrip 
environments where a well-defined low impedance ground exists. Coplanar waveguide 
structures with finite width ground conductors tend to be less unbalanced and, when 
used for microwave probing, may taper to a balanced (ground-signal) or nearly 
balanced (ground-signal-ground) geometry. 
Fig. 4-14. Signal flow diagram of the simple 'two-port' network with non-ideal grounds represented as 
a four-port (node) network. Three-port error boxes represent the measurement system connection to 
the common ground reference. 
GROUND CONDUCTOR MODELING AND SIMULTANEOUS SWITCHING NOISE 
Since ground conductors cannot have zero impedance, in some situations there 
will be variations in potential with position. The behavior of well designed systems will 
be dominated by the interconnect of the low impedance grounds of different scales, as 
shown in fig. 4-15. These interconnects are often represented by inductances since as 
bond wires, package pins, or edge card connectors, they are often high impedance and 
physically very short. 65 
Bade  Circuit 000  Package  Die Plane  Board 
Fig. 4-15. System hierarchy with ground and power line interconnections represented by inductances 
and decoupling capacitances. 
If adequate decoupling of the power supplies is provided, for example on the 
die, then the current paths will be that of fig. 4-16a for the sourcing current and 
fig. 4-16b for the sinking current. So long as the bypass or decoupling capacitors can 
provide current, there will be no current flow through the power supply interconnect 
inductances. 
(a)  (b) 
(c)  (d)
 
Fig. 4-16. Internal and external load current paths. With adequate power-supply decoupling and
 
internal loads (a)-(b) no current will flow in the interconnect inductances, (a) current source,
 
(b) current sink. For external loads (c)-(d) current will flow in an inductance resulting in voltage
 
drops (ground bounce), (c) current source, (d) current sink.
 
For driving an off -chip load, the source and sink current paths will be as shown 
in figs. 4-16c and 4-16d respectively. In this situation, the interconnect inductance is in 
the current path and a voltage drop will be created. For a chip with N outputs each 66 
sourcing (or sinldng) a current I, the worst case ground bounce (simultaneous 
switching noise) is given by 
V = N L (4-13) gb  dt 
which will occur, for example, when all outputs in a digital circuit transition in the 
same direction simultaneously. 
The use of an inductance to model the non-ideality of ground is only accurate 
for situations where the delay is short compared to the wavelength of the highest 
frequency components present in the switching current. For longer interconnections 
(or higher frequencies), the delay (or phase shift) along the length of the line becomes 
significant and transmission line like behavior will occur. 
If the rise-time of the system is significantly larger than the one-way delay time 
of the ground path, 
TD  TR  (4-14) 
then the voltage generated across the transmission line of fig. 4-17a due to a linear 
ramp of current will be something like fig. 4-18a. The peak voltage is calculated from 
the target voltage of ImaxZo and the round trip delay required for the negatively 
reflected ramp to return and cancel any further increase in the waveform. The large 
positive reflection at the current source end of the line results in the repetitive 
waveform of fig. 4-18a. The maximum ground bounce voltage is given by 
2rD 
Vmax =  'max Zo  (4-15)
I R 
which may be rewritten 
'max  dl  dl
V000L = 2 TD Zo  =2 To Zo  =  (4-16) TR 67 
for the linear ramp excitation case. Leff is given by the product of impedance and delay 
which, in terms of the total inductance and capacitance of the line, gives 
ZD=F-CiAtir=L1.  (4-17) 
For a linear ramp excitation, the effective inductance is then given by: 
Lff= 2 LT  (wide bandwidth excitation, TD C TR)  (4-18) 
and the response of the effective inductance model of fig. 4-17b is shown in fig. 4-18b. 
(a) 
(b)
 
Fig. 4-17. Ground conductor models: (a) transmission line model, (b) effective inductance model.
 
For the excitations without the high frequency components of a linear ramp, 
such as an exponential rise or gaussian band-limited step, the response will differ since 
11, will not be constant throughout the transition. The example curves of fig. 4-19 use a 
linear ramp band-limited by a three-pole Butterworth low-pass filter with cutoff 68 
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Fig. 4-18. Voltage response to a current step for the non-ideal ground models of fig. 4-17. The 
ringing response, (a), results from the transmission line model of fig. 4-17a, while the ramp response, 
(b), is from the effective inductance model of fig. 4-17b. 
frequency equal to 
2.2  (419) fc0 TR 
The rise-time of the filtered ramp is not significantly changed, but the high frequency 
content is dramatically reduced, so that the high frequency ringing present for the ramp 
case of fig. 4-18a is averaged or smoothed as shown in fig. 4-19a. The inductive model 
is of course only slightly effected and is shown in fig. 4-19b. For this case of minimum 
bandwidth excitation, this smoothing process leads to the more commonly used 
equation for effective inductance: 
Leff = IT (minimum bandwidth excitation, ; .K TR)  .  (4-20) 69 
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Fig. 4-19. Voltage response to a band-limited current step for the non-ideal ground models of figure 
4-17. The ringing response, (a), results from the transmission line model of fig. 4-17a, while the 
smooth response, (b), is from the effective inductance model of fig. 4-17b. 
The transmission line of fig. 4-17a is not an inductor and has the properties of 
a resonator at frequencies for which the length of the line is one quarter-wavelength 
(also  ...). The step source will excite the line which will ring limited only by 71", 
losses. The response of fig. 4-18a shows the ringing present only during the rise-time 
of the line. This is coincidental resulting from the rise-time being an even multiple of 
the delay of the line (TR = Z0TD). A small change in the line-length, such  as 
TR = 19TD, results in a significant ringing response with double the peak-to-peak 
amplitude, see fig. 4-20a. For the limited bandwidth case, fig. 4-20b, the ringing is 
attenuated. A lossy transmission line would also dampen the ringing response. 
If equation (4-20) is used without regard to the restriction imposed by (4-14), 
then the calculated ground bounce may differ significantly from the actual response. 
This is demonstrated in fig. 4-21a where a minimum bandwidth ramp excitation is 
applied to a line with round-trip delay equal to a rise-time, but with ZoTD product 
equal to that of the cases used for figs. 4-18 through 4-20. The lower frequency 70 
resonance dominates the response. In fig. 4-21b the line delay is significantly greater 
than the rise-time (constant ZOTD) product and the ground bounce reaches a 
maximum amplitude (after a rise-time) given by 
v  =. In. zo  (TE, > TR)  (4-21) 
Although not shown in the figure due to the limited time span, this response also rings 
with period corresponding to the quarter-wavelength resonance. The response 
predicted using equation (4-20) for an equivalent inductance is significantly pessimistic 
for this case. 
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Fig. 4-20. Extended ground ringing for noncanceling line length from the non-ideal ground model of 
fig. 4-17a. The ringing response, (a), is from the linear ramp excitation while the smoother response, 
(b), is from the band-limited excitation. 71 
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Fig. 4-21. Variation in ground-bounce as TD increases. In (a), the ringing response, the delay of the
 
line is equal to the rise-time (TD = TR), while ; is reduced to maintain a constant ZOTD product. In (b),
 
the smooth response, the delay of the line is equal to ten rise-times (TD = roTR) with
 
constant ZOTD product.
 
In many practical situations, such as an integrated circuit over a package 
ground plane, the circuit includes direct capacitance between on and off chip grounds, 
as shown in fig. 4-22. For a very short, high impedance line, the frequency domain 
response obtained from an excitation with a 1 kohm source resistance is identical to 
the lumped LC model where the inductance is again the total inductance of the line, as 
shown in fig. 4-23a. As the line gets longer (while maintaining constant total 
inductance), it becomes necessary to reduce the capacitance value to maintain the 
current resonance frequency, as shown in fig. 4-23b. The impedance transforming 
properties of the transmission line requires a small reduction in the resistance 
termination value in order to obtain a correct resonance peak amplitude. As the line is 
lengthened further, transmission line effects become more and more apparent, as 
shown in fig. 4-23c. The re-entrance of the line allows higher order resonances to 
appear which the lumped element approximation cannot model. 72 
Leff 
(a)  (b) 
(c) 
Fig. 4-22. In practical systems the non-ideal ground may be capacitively coupled to ground such as 
the case for a chip over a ground plane. The modified circuit models are shown in (a), the 
transmission line model, and (b), the effective inductance model. A pictorial example is shown in (c) 
where the substrate of the chip is capacitively coupled to the external ground reference plane. 
60 
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Fig. 4-23. Frequency response of the distributed circuit non-ideal ground model of fig. 4-22a for 
various line lengths with equal total inductance. The solid line, (a), is the response for a very short, 
high impedance line. The dotted line, (b), is the response for a medium length, low impedance line. 
The dashed line, (c), is the response for a long, low impedance line which exhibits re-entrance. 73 
The effects of longer lines even if of low impedance can be significant if they 
are not match terminated. The response of the circuit of fig. 4-24 is identical to that 
for the circuit of fig. 4-22a when the low impedance line is match terminated and is 
equal to the resistance of fig. 4-22a. The impedance looking into the low impedance 
line is constant since it is matched. If, however, the termination resistance is less than 
the line impedance, then the impedance looking into the low impedance line is a 
function of the electrical length of the line and will reach a maximum when the line is 
odd multiple of a quarter-wavelength long. A near-zero resistance termination will 
allow very high input impedance limited solely by line losses. 
z 
high Z, short  low Z, long 
e.g. 200 ohms, .05 ns  e.g. 3 ohms, 3.3 ns  Rand 
e.g. 1 ohm 
Fig. 4-24. Distibuted circuit model of a short, high-impedance ground conductor (e.g., a bond wire) 
connected to a long, low-impedance ground conductor (e.g., an integrated circuit package ground 
plane) terminated in a mismatch (e.g., a direct connection to a circuit board ground plane). Zin can be 
very large at the quarter-wavelength resonance of the low impedance line. 
For fig. 4-25a, a short, high impedance (200 ohms, .05 ns) bond-wire-like 
transmission line is cascaded with a long, low impedance (3 ohm, 3.3 ns) ground­
plane-like structure which is terminated in a mismatch (1 ohm). The combined line 
lengths allow a low frequency (75 MHz) resonance which is re-entrant (225 MHz) to 
occur in addition to the L-C like resonance associated with the short, high impedance 
section. Due to the variable impedance present at the input of the low impedance line 
the termination of the short line differs from the matched case and the resulting 
resonance peak is increased in magnitude. That is, the ground path impedance is 
increased. This peak remains smaller than for a single resonance calculation based on 
the combined total inductance of the lines, see fig. 4-25b. 74 
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Fig. 4-25. Frequency response of the cascaded ground system shown in fig. 4-24. The solid line, (a), 
shows the response for the example values in fig. 4-24. The dotted line, (b), shows the response for 
the equivalent net inductance model. 
INTEGRATED CIRCUIT PACKAGE AND INTERCONNECTION MODELING 
Many descriptions of the process of modeling high-speed packages have been 
reported [e.g., 33, 38-44] for a variety of applications. Lumped elements, constant 
impedance transmission lines, and combinations of the two have been used to model 
signal lines while most grounds are assumed ideal or represented by a single common-
mode inductance. All of these models exhibit limited ranges of utility, either from lack 
of an ability to model a cross-talk mechanism or simply becoming inaccurate (perhaps 
radically so) at high frequencies. 
For the most general system, only the extreme of complete electromagnetic 
modeling including radiation effects will suffice. Since antenna-like behavior is not 75 
desirable in a package structure, most systems exhibiting this behavior are not useful 
anyway. By focusing on systems with well defined environments, reasonable modeling 
techniques can be defined 
If we assume that the package is mounted over a 'quiet' ground plane, with no 
significant voltage variation, then every conductor in the system represents a definable 
transmission line, including the power conductors. Coupling between lines as well as 
the impedance of the lines may be highly nonuniform due not only to variations in 
conductor geometries but also from changes in relation to the ground reference such 
as distance or dielectric. Prediction of the net behavior of such a system from design 
geometry is at best a daunting task, but characterization from measurement in this well 
defined environment is feasible. 
Consider the example configuration shown in fig. 4-26. The potential reference 
ground plane allows the general schematic representation of fig. 4-27. For short lines 
the multi-line characteristic admittance matrix profile obtained from the multi-line 
peeling algorithm may be used, while for identical interconnections the assumptions of 
constant eigenvector matrix may be used to obtain decoupled nonuniform modal line 
models. All of the lines are modeled including the 'ground' conductors. No connection 
is allowed between the near- and far-end, only the quiet, potential reference ground 
plane is common. 
Fig. 4-26. Example package structure with a well defined external ground plane reference. 76 
Fig. 4-27. Schematic representation for interconnection systems with well defined ground. 
The complexity of the admittance profile model or the modal line model can be 
great, and in general cases these modeling techniques may not suffice since the 
assumptions necessary may not be satisfied. 'Behavioral modeling' [e.g., 45] then 
becomes the most efficient method of describing the system. Multiport scattering 
parameters can fully describe (at least in the transmission line sense) the behavior of 
the interconnection system. This terminal information can be used directly and can be 
more efficient than a detailed equivalent circuit model. 
Unfortunately the assumptions of the behavior of the system beyond the extent 
of the measurements which are implicit in the model extraction methods are sources of 
pitfalls in use of behavioral based simulations. Obtaining useful and accurate results 
requires great care. Hopefully the abilities of the simulation software will improve with 
time and remove this burden from the user. 
The modeling process may remain useful in itself as a diagnostic for 
interconnection and packaging design. The ability to determine which portion of the 
model limits the capabilities of the system gives hints to identifying parts of the 
physical design needing improvement. This utility exists as long as the models fairly 
represent the structure and how it functions. Methods that rely solely on choosing a 
non-unique system that mimics terminal behavior will not be helpful in this task. 77 
CIRCUIT DESIGN METHODS TO MINIMIZE INTERCONNECTION EFFECTS 
Simultaneous switching noise in integrated circuits or ground-bounce was 
shown in a previous section to result from off-chip driving currents. Internal loads 
have current paths that are provided by on-chip or closely attached [46] decoupling 
capacitors  and do not  generate  potential  drops  across  the power supply 
interconnections. 
One method to reduce power supply 'disturbances' is to separate the circuits 
with on-chip and off-chip loads [47]. The transmission line drivers are designed to be 
immune to signals present on the power supply by making them voltage followers, 
their output voltage is determined by the previous stage. The pre-driver has an on-chip 
load and is connected to power supplies that are 'clean' since only similar circuits share 
the connections. The noisy line driver power supplies are not allowed to induce noise 
on the transmitted signal lines. 
In addition to separation of power supplies, maximizing the rise-time to the 
extent possible helps to minimize the amplitude of the power supply noise 
generated [47].  This  complies  with  the  classic  methods of electromagnetic 
compatibility (EMC) work: reduce generation (the source), decouple the elements (the 
path of coupling), and desensitize (the receiver). In this case, generation is reduced by 
using the longest possible rise-time to keep I small, and the elements are decoupled by 
the use of separate power supplies. However, little has been done to desensitize the 
receiving circuits. 78 
In high performance systems, such as ECL circuits, differential signaling is 
used, as shown in fig. 4-28. The net current off-chip is constant for this case so no 
ground noise is generated. Also, the receivers are comparing two lines which may have 
common-mode noise but little differential disturbance. Often the differential detection 
is not necessary since so little noise is generated. The disadvantage of differential 
signaling is that twice the number of signal lines (and pins) are required. 
Fig. 4-28. Differential signaling such as used in ECL. The net signal line current is zero. 
If single-ended detection is used then the extra conductors are redundant. If a 
method can be developed to combine all the extra connections for a bus structure onto 
one extra signal line, the cost is minimized. This concept is shown in fig. 4-29, the net 
current of the signal lines is zero, so no potential drop is created across the ground 
line. 
Fig. 4-29. Conceptual model of a differential signaling bus with a common return lead. 
This idea of keeping transition currents out of the potential reference 
conductor is a key idea. Implementation can take on many forms and may not always 79 
be practical but the idea of a non-current carrying potential reference has many uses. 
The classic four-wire ohms measurement of precision multimeters uses this principle. 
As shown in fig. 4-30, the current delivered to the test resistance is carried on a 
separate set of leads, while the voltage leads carry no current eliminating voltage drops 
due to lead resistances. 
Lead 
Resistances 
Fig. 4-30. Schematic of the four-wire ohms measurement. Exciting currents are separated from the 
voltage sensing lines which carry no current due to the high impedance load. 
Substrate noise (as another form of simultaneous switching noise) can be a 
problem in mixed analog-digital integrated circuits [48-49]. Connection of the chip 
substrate to the external reference ground is made through bond wires and package 
conductors and pins. These distributed elements drop voltages when dynamic currents 
are transmitted. The voltage drops cause the substrate potential relative to the external 
ground to vary or bounce with the transitions in the digital output lines. This 'noise' 
may couple into sensitive analog circuits through mechanisms such as parasitics or the 
back-gating of field effect transistors. The errors induced may be catastrophic to the 
performance of the analog portion of the system. 
In [49] a method for measuring the substrate noise was demonstrated using the 
backgating of a single FET biased with dedicated package pins. Digital switching noise 
was deliberately coupled to the substrate, as shown in fig. 4-31. The gate and source 
interconnects carry minimal current and act as 'quiet' potential references. The 80 
substrate voltage creates a varying drain current due to the backgating mechanism. 
The current is measured externally to provide an indirect measurement of the substrate 
voltage. 
Fig. 4-31. The indirect substrate noise sensing circuit from [49]. 
The ability to measure a phenomenon suggests the possibility of correcting the 
effect if some method of control is possible. A novel active correction using closed-
loop feedback is conceivable, as shown in fig. 4-32. The quiet-line reference is 
compared to the actual substrate voltage and the error signal is used to force the 
difference to zero. This circuit is impractical to realize on-chip although it may be 
useful in other systems with ground noise such as circuit board interconnections. 
Fig. 4-32. Voltage follower correction loop. The reference line is 'quiet,' no current flows. 
The measurement circuit of fig. 4-31 suggests the one-transistor correction 
circuit shown in fig. 4-33. In fig. 4-33a, the FET acts as a voltage follower forcing the 
substrate node to zero a.c. potential as established by the reference line. The transistor 
output is a low impedance to a.c. ground equal to 
1  of the transistor. A bipolar 
gm 81 
transistor with its higher available gm (lower output resistance) is a particularly good 
choice if available in the process (e.g., BiCMOS), see fig. 4-33b. 
Reference line 
-Substrate 
node 
(a)  (b) 
Fig. 4-33. One-transistor correction circuit resulting from a modification to the measurement circuit 
of fig. 4-31. In (a) a MOSFET and in (b) a bipolar transistor is used as a voltage follower. 
The correction capability of this circuit is limited since it  is effectively 
providing current variations to match the changes in current in the substrate 
interconnect. To accommodate large transitions in the ground current the standing bias 
current of the correction transistor must be very large. The power consumption and 
associated heat dissipation required may be prohibitive for large digital systems. 
The challenge in digital systems is the large amount of energy expended to 
cause a digital output and the line and load it is driving to change states. The step in 
voltage propagates along the interconnection, the entire capacitance of the line must 
be charged (or discharged for a negative transition). To do this in a short time requires 
high power consumption, high current pulses. 
Calculations of fundamental limitations on circuit density based on thermal 
dissipation and heat removal such as in  [1] assume that charge/discharge of 
interconnections is implicit in digital systems. This is a misconception, however, since 
the information in a digital state change is all contained in the transition, the d.c. levels 
before and after contribute only redundancy. 82 
Instead of charging the entire line, an impulse-like wave with polarity 
indicating the desired transition direction may be launched on the line. In this  case, 
only a brief pulse of current creating a suitable moving charge packet that propagates 
down the line is needed, the total charge (and therefore the current-time product) is 
much smaller than that required to charge the entire line. 
One possible configuration to implement this novel system is the idea of 
Capacitively Coupled CMOS or C3MOS. In fig. 4-34 a possible line driver/receiver 
pair configuration is shown. The driver must only charge (or discharge) the coupling 
capacitor which differentiates  the  step  transition  transmitting an impulse-like 
waveform. The receiver integrates the impulse in a capacitor and uses hysteresis to 
maintain steady-state logic levels at the output. The circuit as shown is conceptual and 
shows the basic nature of the system, but a realizable and practical configuration is 
possible using normal CMOS techniques. 
>0  >0 
Fig. 4-34. Capacitively Coupled CMOS (C3MOS) line driver/receiver configuration. The output 
inverter is capacitively coupled to the transmission line. The receiver terminates and buffers the line 
and uses hysteresis to establish switching thresholds and maintain a steady-state output. 
The power consumption reduction possible with C3MOS is  dramatic 
particularly for high-speed, long line systems. The reduced current demands allow 
smaller, faster driver transistors with reduced current and associated ground bounce 
magnitude. Only the information is transmitted in this system, minimal power is 
required. 83 
SUMMARY 
In this chapter, issues relating to the non-ideal ground path present in many 
practical systems is addressed. The effects of the non-ideal ground are significant and 
can become the dominant crosstalk mechanism particularly in high-speed digital 
systems. 
Measurement methods have been proposed to provide characterization of 
networks  without  the  ideal  ground assumption  allowing  a more complete 
representation of the behavior of these networks. Some of the fallacies of using overly 
simple lumped element ground models in situations with more general behavior have 
been identified. The ability of apparently benign ground paths to provide undesired 
behavior has been shown. Increased understanding of these mechanisms will allow 
design choices avoiding the most troublesome situations by carefully terminating 
ground conductors. 
By choosing representative integrated circuit package structures with well 
defined ground behavior, the application of the coupled line and ground line models to 
these packages has been placed in a reasonable theoretical environment. Measurement 
of the behavior of these structures is possible allowing greater insight into the behavior 
of more general structures. 
Finally, some innovative design methods to circumvent the limitations of 
transmission line behavior of interconnections were presented. Active cancellation of 
substrate noise in mixed analog-digital integrated circuits is accomplished by a single 84 
transistor control circuit using quiet bias reference lines. A low power consumption 
digital signalling method was proposed that eliminates power consumption for 
transmission of redundant information. 85 
CONCLUSIONS AND DIRECTIONS FOR FUTURE WORK
 
As with any modeling problem, the goal of the 'perfect' model of a physical 
structure is unattainable since the most efficient and accurate representation of such a 
structure is the structure itself. Once an application is defined however, the measure of 
the suitability of a model is much more quantifiable. In digital systems the total 
capacitance model of an interconnection has traditionally been considered suitable, as 
speeds have increased the resulting predictions fail to match the observed behavior. 
The demands on modeling the  behavior of high-speed package and 
interconnection structures has grown, and will continue to grow with system 
complexity and speed. Sections of this dissertation have described methods to address 
modeling various elements of an integrated circuit package. However a complete 
modeling methodology suitable for all situations has not been presented. There will be 
no single method for modeling these effects since there is no single application that 
will use the model. The modeling problem remains application dependent. 
Since much of the modeling efforts are for the purpose of enhancing the 
performance of interconnection structures, precise translation of geometry to behavior 
is of great importance. As models carry more and more detail about the structure, their 
complexity exceeds the complexity of the terminal behavior. Such models become 
inappropriate for circuit simulation and applications where network functions directly 
describing terminal behavior provide a more efficient representation. 
Circuit simulation models may revert to using terminal -behavior based network 
functions while the process of designing interconnection structures will involve greater 86 
electromagnetic  calculation of the behavior of the  specific  portions of the 
interconnection geometries. This process or the equivalent cut-and-try  (with 
fabrication) process provides important information about optimal design choices. As 
electromagnetic simulation software performance increases and is validated (verified 
for accuracy), then the intervening step of measurement and characterization may be 
eliminated.  Simulation of the terminal behavior could be used in place of 
measurements for behavioral modeling based circuit simulation. 
Despite these trends, measurement and characterization from time domain 
measurements will remain an important area, unless making functioning devices is 
totally supplanted by designs (virtual products?) as the end product. Fortunately 
theory is not an end product, sooner or later it must be verified to be useful. 
Time domain network analysis and the corrected measurement methods 
associated with TDNA remains a wide open area. This work has demonstrated the 
potential for precise measurement, but the algorithms allowing traceable, standards 
based calibration must still be adapted to TDNA. An additional promising area is the 
idea of TDNA with a greater number of ports. A four-port TDNA system may be 
particularly useful for characterizing structures with non-ideal grounds. 
Perhaps the most promising area for future work is the implications on design 
assumptions that result from better understanding of the behavior of interconnections. 
Both the active ground cancellation circuit and the concept of capacitively coupled 
CMOS remain untested. Circuits that rely on these principles need to be demonstrated 
to verify the practicality and utility of these methods. The potential for significant 
benefit is great. 87 
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APPENDIX A: DIRECT CALCULATION OF CROSSTALK FROM MODAL ANALYSIS 
Chapter 3 of [50] describes the development of statistically safe (but not 
worst-case) rules for Computer-Aided-Design of package and integrated circuit 
interconnections. The emphasis in this work was on high performance systems and 
clear assumptions result. For example, first-incident switching, the situation in a digital 
circuit when the first arrival at the far-end of a transmission line causes a transition in 
the digital state of the receiver without conflict or assistance from multiple reflections, 
is assumed. Also, a distinction is made between interconnections according to the 
delay time versus half-transistion time. A slow system, where the delay times are small, 
allows simple net capacitance calculations. 
Clear termination assumptions can be made with all interconnection effects 
analyzed, crosstalk calculations are made according to slow or fast system behavior. 
The base calculations are for a matched environment and superposition and reflection 
theory are used to compute the actual situations, low impedance driver -- matched 
termination for example. 
In a matched environment a fast system, with 2TD > TR, will have near- and far-
end crosstallc as demonstrated by Feller in [51] and shown in fig. A-1. Similar results 
may be obtained using modal analysis of the matched two-line system. If capacitance 
and inductance matrices of the form 
r  LiLo 
(A-1) j L-cm  Lm Lo 93 
are assumed, then the eigenvalues of the LC product matrix may be obtained using the 
eigenvectors for even and odd modes. From the eigenvalues of LC the modal 
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(a)  (b) 
Fig. A-1. (a) Near-end and (b) far-end crosstalk for two matched identical lines of length L excited 
with an open circuit voltage 2Vs using the method of [51]. kc and ki, are the ratios of mutual to self 
capacitance and inductance respectively which will be equal in a homogeneous dielectric system. The 
width of the far-end pulse is incorrectly shown to be TR. 
velocities may be found to be 
1  1 1  1 1 1 
(A-2) vl -1770.41-1ccNFrr,  v2- 1Nr..j-1-kcFTEL 
with 
Cm  Iln 
(A-3) kc = ro- ki. = 17 
and the mean propagation velocity given by 
- 1
 
(A-4)
 vPr°P.  1,co. 
For lines with length L the modes will arrive at the far-end with delays given 
by 
Ti --f'  (A-5) 
1  T2 -v2 
The delay time difference will be given by 
TD= T1- T2 = L (,+-7.,-1 ) = N*- hF7k,AFFEc- 4Wri:Frcd  (A-6) 
1  2  prop 
Using the simple Taylor series expansion 
r--. _  8 ro=r+1+...  (A-7) 94 
equation (A-6) may be approximated for small kL and kc as 
ri kc  kckt,  kc  kckil 
(A-8) vprop  2  4  1  2  4- 4 j  vsop (v. -i.) 
For excitation Voc = 2Vs, the even and odd mode amplitudes will be  since the 
final through voltage will be Vs = Ve + Ve. With an excitation rise-time the far-end crosstalk 
is given by 
Vs  ikc - kLi  2  vs TD Vs  L 
(A-9) of  T 2 = v  (LC kl-)2TR =t 4  iv  T R  prop  prop R L 
which is the result shown in fig. A-1, although the actual pulse-width will be 2TD for 
TD < TR or TD + TR for TD > TR instead of TR as given in [50 -51]. 
For the near-end crosstalk voltage the superposition of the source voltage 
dividers for the even and odd modes is used, see fig. A-2. 
[z  Z Zoo 
(A-103) Zo + Zoo Zo +Zo] v5  (Zo +Z oo) (Zo +Z oo) Vs ;13 
which may be approximated by 
1 Zoe Zoo
V  71  V  (A-11) NE 4  3 ; 
when zoe and zoo are approximately equal to Zo which is the case for loosely coupled 
lines. 
The capacitance and inductance matrices given by (A-1) may be diagonalized 
using even and odd mode eigenvectors in a similarity transformation. The even and 
odd mode impedances are then given by 
+ 
(A-12) Zoe =  Co  1- kc  Zoo =  Co  1+ kc 
and, 
Lo 
z2 = z0 Zoo "="  (A-13) 95 
The difference zoo zoo is then 
g 1 kij
Zoe Zoo = Zo [  (A-14) 1-kc  1 + 
which may be approximated by 
Zoo - Zoo Z Zo(cc + kL)  (A-15) 
using the Taylor series expansions on the square-root terms. 
Fig. A-2. The near-end crosstalk is given by the superposition of the even and odd mode voltages. 
Along with (A-11) the near-end crosstalk is then 
1 Zoe - Zoo  kL4- kc 
V  '''''" V  V  (A-16) NE 4 Zo  2 4  1 
which is the result given in [50-51]. For both near- and far-end crosstalk the results 
obtained in [51] using an integration method are easily determined using modal 
analysis. 
For ideal step excitations with TR = 0, the crosstalks can be easily determined 
using the eigenvectors of the system. If the voltage waves launched on the lines are 
given by the vector V], then for a particular wave the modal amplitudes  may be 
calculated. For the three identical line case, 
Vi
 
V2 = [M,] 1E] =1 Nfi  0 42 k2  (A-17)
 
V3 
1  Ali  1  k3 
For line one excited, 
. 
1 
1  r V 0  90  kJ =,,  N12]  (A-18)
0 1 96 
and the voltage vector may be decomposed into the various modes: 
1  1  1 
1  4  2  4 
V = 0  = 
4  +0  + 
4  (A-19) 
1  1  1 
4  4 
Since these modes may arrive at different times the amplitude of the crosstalk will be 
for line 2 and a for line 3. Assuming that the crosstalk on line 2 is equal to the two-line 
case would be overly pessimistic by a .Ng factor. 
Any excitation may be decomposed into modes using this method. The worst-
case crosstalk will occur when all lines except one are excited. For three lines, 
1 1 
2 2 
V = 0  =  +  (A-20) 2 
1 1  1 
2 2 
with only two modes contributing. The crosstalk on the unexcited middle line has 
magnitude4  . 
This method may be used to look at systems with any number of lines, and only 
a middle line left unexcited. The worst-case far-end crosstalk amplitude as a function 
of the number of lines is shown in fig. A-3. Of course as the number of lines increases 
the number of modes will increase resulting in shorter and shorter mode arrival 
intervals. The worst-case amplitude will not last long. 97 
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Fig. A-3. Worst-case crosstalk as a function of the number of lines using modal analysis for an 
identical line bus structure. Ideally fast step transitions are present on all but the center transmission 
line which has peak crosstalk response as shown. 